

FP8_GARNETT Block Diagram

- LAYER 1 : TOP
- LAYER 2 : SGND
- LAYER 3 : IN1
- LAYER 4 : In2
- LAYER 5 : SVCC
- LAYER 7 : IN3
- LAYER 7 : GND
- LAYER 8 : BOT

Max 4GB

DDR3 SO-DIMM
Page:16

DDR3 8x1Rx8 1G
Page:17-19

DDR3 800MHz
DDR3 800MHz

AMDGENEVA CPU

ASB2 PACKAGE
27 x 27mm 812 Balls
TDP~15W
Page:3-6

HyperTransport Link 16x16(HT_LINK)
Remove

- BATTERY CHARGER(OZ8681)
PAGE 34
- SYSTEM POWER
+5VPCU/+3VPCU (RT8206B)
PAGE 30
- DDR3 SMDRR
1.5V/1.5VSUS(RT8207)
PAGE 32
- VCCP +1.05V/1.05V_S5 (RT8204)
PAGE 31
- VCORE 1.1V-1.2V(OZ8380)
PAGE 33

11.6" LED Panel
Page:21

CRT
Page:25

HDMI
Page:24

AMD RS880M

21 x 21 mm
FCBGA 528 Balls
TDP~7.5W
Page: 7~10

G sensor

PCIE

10/100M LAN
RTL8103EL
23

USB CONN X 3
27

CCD CONN
21

BT CONN
28

Card Reader
RTS5159
25

SIM Card
26

WWAN
26

AMD SB820

23 x 23 mm
FCBGA 605 Balls
TDP~4W
Page: 11-15

WLAN
26

2.5"HDD&SSD
24

AUDIO CODEC IDT 92HD80
20

EC KB3926 D2
29

HP/MIC
COMBO JACK
20

MIC
Digital
20

Int SPK
20


K/B Con.
28

Touch Pad Con.
28


SPI Flash
29


Quanta Computer Inc.
PROJECT : FP8
BLOCK DIAGRAM
Date: Thursday February 11, 2016 Sheet 1 of 41

www.vinafix.com





Channel-B to SODIMM Connector





1.8V 9.10.12.22.35
+1.1V 8.8.8.10.14.22.31



HYPER TRANSPORT CPU IF



This block is for UMA only , DIS can remove all component

Modify as below:

Page 10:


- 1.VDD_MEM connected to gnd
- 2.VDD18_MEM connected to gnd


Page 7

- 1.MEM_COMPF, MEM_COMPN are left not connected
- 2.MEM_VREF is connected to GND or left not connected.
- 3.IOPLLVDD18 is connected to 1.8 V and IOPLLVDD is connected to 1.1 V.

Page 9


- 1.HSYNC_COM connected to pull high +3V





DP0	GFX_TX0, TX1, TX2 and TX3 AUX0 and HPD0
DP1	GFX_TX4, TX5, TX6 and TX7 AUX1 and HPD1

PIN NAME	RS880M	PIN NAME	RS880M
VDDHT	+1.1V	APLLVDD	+1.1V
VDDHTRX	+1.1V	AVDD	+3.3V
VDDHTTX	+1.2V	AVDDI	+1.8V
VDDA18PCIE	+1.8V	AVDDQ	+1.8V
VDDG18	+1.8V	PLLVDD	+1.8V
VDD18_MEM	+1.8V	PLLVDD18	+1.8V
VDDPCIE	+1.1V	VDDA18PCIEPLL	+1.8V
VDDC	+1.1V	VDDA18HTPLL	+1.8V
VDD_MEM	+1.8V/1.5V	VDDLTPI18	+1.8V
VDDG33	+3.3V	VDDLT18	NC
IOPLLVDD18	+1.8V	VDDLT33	NC



```

10/22 if the side-port memory interface
is not used:
  • The memory interface I/O power (VDD_MEM) is connected to GND.
  • The memory interface I/O transform power (VDD18_MEM) is connected to GND plane
(preferred) or connected to 1.8 V.

```


VDD33 - 3.3V I/O
Not applicable to RX780
Ra



SATA PORT 0,1,2,3
can support AHCI
mode

PLACE SATA AC COUPLING
CAPS CLOSE TO SB820

SATA HDD




```

XTLVEDD SATA-- SATA
crystal power

```

PLACE SATA_CAL
RES VERY CLOSE
TO BALL OF SB820



Remove Y6 for AMD recommand

T61 ●

BOARD ID Configuration

BOARD ID_[2:0]	
No on board MEM	0 0 0
Hynix 1333	0 0 1
Samsung 1333	0 1 0
Micron 1333	0 1 1
reserve	1 0 0
reserve	1 0 1
reserve	1 1 0
reserve	1 1 1

CPU_BOARD_ID[2:0]

reserve	0 0 0
reserve	0 0 1
reserve	0 1 0
reserve	0 1 1
reserve	1 0 0

BOARD ID_[4:3]

FP8 1.0	0 0
FP8 1.1	0 1

Samsung 1333 128Mx8

K4B1G0846E-HCH9

573005-941

QCI:AKD5LZET501

TOP:AKD5LZET502

Micron 1333 128Mx8

MT41J128M8JP-15E

573005-641

QCI: AKD5LZSTL06

TOP:AKD5LZSTL05

Hynix 1333 128Mx8

H5TQ1G83BFR-H9C

573005-341

QCI: AKD5LZQTW00

TOP: AKD5LZQTW01



Quanta Computer Inc.

PROJECT : FP8

Size	Document Number	Rev
	SB820 SATA/IDE/SPI/HWM	1A
Date	Thursday February 11 2010	Sheet 13 of 41

PLACE ALL THE DECOUPLING CAPS ON
THIS SHEET CLOSE TO SB AS POSSIBLE




OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.

internal have pull
R1 10K , confirm AMD
ward this pull R1
not need

+VDDIO_AZ 14
>+3V 3,5,8,10,11,12,13,14,16,19,20,21,22,23,24,25,26,27,28,33,35
>+3VSS 11,12,13,14,29,35

REQUIRED STRAPS




REQUIRED STRAPS

	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	GPIO200	GPIO199
PULL HIGH	LOW POWER MODE	ALLOW PCIE Gen2 DEFAULT	Watchdog Timer Enabled	USE DEBUG STRAP	non_Fusion CLOCK MODE DEFAULT	EC ENABLED	CLKGEN ENABLED DEFAULT	H,H = Reserved H,L = SPI ROM	
PULL LOW	PERFORMANCE MODE DEFAULT	FORCE PCIE Gen1	Watchdog Timer Disabled DEFAULT	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLED	L,H = LPC ROM (Default) L,L = FWH ROM	

DEBUG STRAPS

SB820 HAS 15K INTERNAL PU FOR PCI_AD[27:23]





	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL	DISABLE ILA AUTORUN	USE FC PLL	USE DEFAULT PCIE STRAPS	DISABLE PCI MEM BOOT
PULL LOW	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT





Quanta Computer Inc.
PROJECT : FP8

Size	Document Number	Rev
	SB820 PWRGD/STRAPS	1A
Date	Thursday, February 11, 2016	Sheet 16 of 41












Solder Down SPD ROM





3,5,9,10,11,12,13,14,15,16,19,21,22,23,24,25,26,27,28,33,35 +3V






Backlight Control(LDS)





LCD POWER SWITCH




LED Panel(LDS)









CAMERA POWER





$$V_{out} = 1.25 (1 + R1/R2)$$






CardReader CONN.


[illegible]SIM CARD SIGNALS
ROUTE PARALLEL

 Quanta Computer Inc. PROJECT : FP8	
Size	Document Number MINI PCIE(WLAN/WWAN)
Date:	Thursday, February 11 2010 Sheet 28 of 41


1x Left side USB PORT




For Right 2xUSB Ports PWR




CAPS LEDs





PWR BT CONN.




Size	Document Number	Rev
	KB/BT/TP/CPU FAN	1A
Date	Thursday February 11, 2010	Sheet 28 of 41




















USB GUIDE




SYSTEM SMBUS GUIDE




INTERNAL CLOCK MODE





POWER	Distribution
VIN	LCD Backlight, CPU_CORE,NB_CORE, +5VPCU, +3VPCU, +1.5V85US, +1.1V, +1.1V_DYN
+VCCORE	CPU
+VDDNB_CPU	power supply for on-die NorthBridge
+1.1V	NorthBridge power supply
+1.1_DYN	power supply for on-die NorthBridge
+5VPCU	USB Connector
+5V85US	Touch Pad
+5V	CRT, Audio codec, SATA
+3VPCU	KeyBoard, EC, BIOS
+3V85	SouthBridge
+3VLANVCC	LAN
+3V	thermal Sensor, NB, SB, EEPROM, Audio codec, Card Reader, WLAN, WWAN, FAN, LED, BT
+1.8V	NB, SB
+1.5V85US	CPU, DDR3
+1.5V	WLAN
+0.9V	CPU
+0.75V_DDR_VTT	DDR3
+2.5V	CPU
+1.1V85	SB

Nile Power On Sequence



Power on sequence required:

SB800:

- 1.+3VS5 ramp before +1.185
- 2.+3V ramp before +1.8V
- 3.+1.8V ramp before +1.1V
- 4.+3.3V ramp before +1.1V
- 5.+3VS5 ramping down time>300us
- 6.50us<all power rails rise time except +3VS5<=40ms
- 7.100us<=+3VS5 rise time<=40ms
- 9.VBAT (VCCRTC) must ramp at least 5 seconds before the S5 rails to allow start time for the internal RTC

RS880:

- 1.0<(+3.3V)-(+1.8V)<2.1
- 2.+1.8V ramp before +1.1V
- 3.+1.1V ramp before +VDDNB_CPU

Notice:

- 1.CPU_LDT_RST# must be asserted a minimum of 1ms prior to the assertion of CPU_PWRGD
- 2.CPU_CLKP/N must be within specification a minimum of 1ms prior to the assertion of CPU_PWRGD
- 3.CPU_PWRGD remains deasserted at least 1ms after both CPU_CLKP/N and all voltages to the processor are within specification for operation
- 4.all NB power rails(1.8V/1.2V/1.1V) valid before NB_PWRGD at least 1ms
- 5.stable input clocks from CLKGEN(HT_REFCLKP/N) to NB before NB_PWRGD at least 1ms

SLP_S3#(SUSB#):
S3 Sleep Power plane control Assertion of SLP_S3# shuts off power to non-critical components when system transitions to S3, S4, or S5 states.
SLP_S5#(SUSC#):
S5 Sleep Power plane control - Assertion of SLP_S5# shuts power off to non-critical components when system transitions to S4 or S5 state.

